pyrpl.test package¶
Subpackages¶
- pyrpl.test.test_hardware_modules package
- Submodules
- pyrpl.test.test_hardware_modules.test_dsp_inputs module
- pyrpl.test.test_hardware_modules.test_na_iir module
- pyrpl.test.test_hardware_modules.test_pid_na_iq module
- pyrpl.test.test_hardware_modules.test_scope module
- pyrpl.test.test_hardware_modules.test_scope_asg_ams module
- pyrpl.test.test_hardware_modules.test_trig module
- Module contents
Submodules¶
pyrpl.test.debug_timer module¶
pyrpl.test.test_attribute module¶
-
class
pyrpl.test.test_attribute.
DummyModule
(parent, name=None)[source]¶ Bases:
pyrpl.modules.Module
-
setup
(**kwds)¶ - Sets the module up for acquisition with the current setup attribute values.
-
sub2
¶
-
sub1
¶
-
-
some_filter
¶
-
some_number
¶
-
some_options
¶ Options – [‘foo’, ‘bar’]
-
sub1
-
sub2
-
true_or_false
¶
-
-
class
pyrpl.test.test_attribute.
FirstSubModule
(parent, name=None)[source]¶ Bases:
pyrpl.modules.Module
-
b1
¶
-
b2
¶
-
setup
(**kwds)¶ - Sets the module up for acquisition with the current setup attribute values.
-
b1
-
b2
-
-
-
class
pyrpl.test.test_attribute.
MyFilterProperty
(default=None, doc='', ignore_errors=False, call_setup=False)[source]¶
pyrpl.test.test_base module¶
pyrpl.test.test_example module¶
pyrpl.test.test_load_save module¶
-
class
pyrpl.test.test_load_save.
TestLoadSave
[source]¶ Bases:
pyrpl.test.test_base.TestPyrpl
iterates over all modules, prepares a certain state, saves this, messes up the current state, loads the saved state and checks whether attributes are the ones that were saved
-
pyrpl.test.test_load_save.
scramble_values
(mod, str_val='foo', num_val=12.0, bool_val=True, list_val=[1912], option_index=0, list_length=4)[source]¶ This function tries to modify all _setup_attributes of the module
mod
.The arguments specify the new values for each type of Attribute.
Parameters: - mod – Module whose values are to be scrambled.
- str_val – string value
- num_val – number value
- bool_val – etc...
- list_val –
- option_index –
- list_length –
Returns: lists of all modified attribute names and the set values.
Return type: attr_names, attr_vals
pyrpl.test.test_lockbox module¶
pyrpl.test.test_memory module¶
-
class
pyrpl.test.test_memory.
TestMemory
[source]¶ Bases:
object
-
test_two_trees
()[source]¶ makes two different memorytree objects that might have conflicts w.r.t. each other.
The conflicts arise from the latency between the objects in memory and the file defined by _loadsavedeadtime for speed reasons.
-
pyrpl.test.test_module_widgets module¶
pyrpl.test.test_na module¶
-
class
pyrpl.test.test_na.
TestNA
[source]¶ Bases:
pyrpl.test.test_base.TestPyrpl
-
test_iq_autosave_active
()[source]¶ At some point, iq._autosave_active was reinitialized by iq create_widget...
-
pyrpl.test.test_proxyproperty module¶
-
class
pyrpl.test.test_proxyproperty.
MyModule
(parent, name=None)[source]¶ Bases:
pyrpl.modules.Module
-
moduleproperty
¶
-
myfloat
¶
-
myfloatproxy
¶
-
myselectproxy
¶
-
setup
(**kwds)¶ -
moduleproperty
-
-
-
class
pyrpl.test.test_proxyproperty.
MySubModule
(parent, name=None)[source]¶ Bases:
pyrpl.modules.Module
-
myfloat
¶
-
myselect
¶ Options – [1, 2, 3, ‘a’, ‘b’, ‘c’]
-
setup
(**kwds)¶ - Sets the module up for acquisition with the current setup attribute values.
-
pyrpl.test.test_pyqtgraph_benchmark module¶
-
class
pyrpl.test.test_pyqtgraph_benchmark.
TestPyqtgraph
[source]¶ Bases:
pyrpl.test.test_redpitaya.TestRedpitaya
This test case creates a maximally simplistic scope gui that continuously plots the data of both scope channels, and checks the obtainable frame rate. Frame rates down to 20 Hz are accepted
-
N
= 16384¶
-
REDPITAYA
= False¶
-
cycles
= 50¶
-
dt
= 0.01¶
-
duration
= 1.0¶
-
frequency
= 10.0¶
-
timeout
= 10.0¶
-
pyrpl.test.test_redpitaya module¶
pyrpl.test.test_registers module¶
-
class
pyrpl.test.test_registers.
TestRegisters
[source]¶ Bases:
pyrpl.test.test_redpitaya.TestRedpitaya
This test verifies that all registers behave as expected.
The test is not only useful to test the python interface, but also checks that the fpga is not behaving stragely, i.e. loosing data or writing the wrong data. Thus, it is the principal test to execute on new fpga designs.
pyrpl.test.test_spectrum_analyzer module¶
-
class
pyrpl.test.test_spectrum_analyzer.
TestClass
[source]¶ Bases:
pyrpl.test.test_base.TestPyrpl
-
test_iq_filter_white_noise
()[source]¶ Measure the transfer function of an iq filter by measuring the cross-spectrum between white-noise input and output
-